Abstract -We experimentally demonstrate a modeling methodology for inductive parasitics of RFIC interconnects. The method exploits the equivalence between a microstrip line and the cross section of a multi metal layer CMOS fabrication process.
INTRODUCTION
Inductive parasitics are significant at high frequencies and circuits containing long interconnects. Such parasitics do affect the circuit parameters like gain, harmonic distortion, intermodulation distortion etc. The field of parasitics in high frequency CMOS circuits is well researched as shown in references [1] , [2] , [3] and [4] . Various inductive parasitics models like those in [2] and [3] have been proposed. As a result, most designers simply ignore or heuristically estimate the inductive parasitics.
The parasitics associated with RFIC layouts primarily arise due to those in the metal interconnects. Pal R. et al. in [1] describe the microstrip line equivalent approach to modeling inductive parasitics. This is one of many approaches towards modeling parasitics. Since microstrip lines have been extensively modeled [5] , an accurate estimation of the parasitics can be obtained.
This work experimentally demonstrates the applicability of this method of parasitics estimation. However, in doing so, we have to make a few compromises. We shall describe these in section II. This paper is organized as follows. In section II we show the similarities between a microstrip line and the metal interconnects. In section III we compare the simulation results obtained using this model with experimental results. Fig 1 shows the cross section of a multi metal layer CMOS process. The top layer metal is equivalent to the microstrip line, while the bottom layer metal is equivalent to the ground plane. The SiO 2 dielectric in between the metal layers is equivalent to the dielectric in a microstrip line. As stated in the previous section, in order to establish a reasonable equivalence with microstrip lines, certain compromises will have to be made while designing the layout. The top layer metal is the one which has to be used mostly for the interconnects. Secondly, the metal layers in between the top and bottom layers are kept to a minimum and used only for crossovers. Finally, in order for the bottom layer metal to act as the ground plane, it has to be used extensively in the layout as a layer stretching the entire width and length of the payload area. It has to be noted that using the top layer metal extensively for the interconnects is not a bad design practice since the top layer metal usually has the lowest sheet resistance.
II. SIMILARITIES BETWEEN A MICROSTRIP LINE AND METAL INTERCONNECTS

III. COMPARISON OF EXPERIMENTAL AND SIMULATION RESUTLS
The circuit used is a standard LC differential oscillator fabricated using a 0.18 µm CMOS fabrication process. The fabrication process uses six Aluminum metal layers. The top metal has a thickness of 2.34 µm, while the other metal layers have a thickness of 0.53 µm. The distance of the top layer metal from the bottom layer is around 7 µm. Fig. 2 shows the schematic with the metal interconnects modeled as microstrip lines. The parameters needed to model the substrate are the dielectric constant, the dielectric loss tangent and the thickness of the substrate (SiO 2 ). To model the interconnects as microstrip lines, the parameters required are the thickness of the top layer metal, the conductivity and the width of the microstrip lines. Fig. 3 shows the corresponding chip micrograph. Note the long lines used for connecting the spiral inductor and the pads to the rest of the circuit. It is these long lines that introduce significant inductive parasitics. The simulation tool used is Agilent ADS. The simulation and experimental results are compared in Fig. 4 . The oscillator core is fed with a bias current is 40mA. From Fig. 4 we can see that the maximum difference between the simulated and the experimental results is 5 dB while the average difference is less than 3 dB. The results obtained are comparable to those obtained in recent publications like references [6] and [7] . The performance comparison between simulation and experimental results is given in Table 1 .
IV. CONCLUSION
We have successfully demonstrated a method of estimating inductive parasitics in high frequency circuits.
Our experimental results were within 2 dB of the simulated results using this method. However, certain compromises in the layout have to be made. But these cause only minor inconvenience when compared with the accurate estimate of inductive parasitics that it gives. It may be noted that though the primary goal of this model is to estimate inductive parasitics, other parasitics like R and C are also considered, since the microstrip model in the simulator also estimates the capacitance and resistance associated with the microstrip lines. The layout methodology used in this work was proposed by second author (Y.G. Kim) [8] for a RFIC oscillator implemented in a different technology. 
